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E-mail address: Ceric@iue.tuwien.ac.at (H. Ceric).The reliability of interconnects in modern integrated circuits is determined by the magnitude and direc-
tion of the effective valence for electromigration (EM). The effective valence depends on local atomistic
configurations of fast diffusivity paths such as metal interfaces, dislocations, and the grain boundary;
therefore, microstructural variations lead to a statistically predictable behavior for the EM life time.
Quantum mechanical investigations of EM have been carried out on an atomistic level in order to obtain
numerically efficient methods for calculating the effective valence. The results of ab initio calculations of
the effective valence have been used to parametrize the continuum-level EM models. The impact of fast
diffusivity paths on the long term EM behavior is demonstrated with these models.
 2011 Elsevier Ltd. All rights reserved.1. Introduction
Extensive EM experiments have produced an ample amount of
data, indicating that the copper interconnect life time has de-
creased for every new interconnect generation, even when tested
at the same current density [1]. Newer interconnects, due to their
reduced size, require a smaller void volume for failure and a larger
fraction of atoms is transferred, along the fast interface, to the cap-
ping layer and the grain boundary diffusion paths. The bamboo-
like copper grain structure, observed in interconnects above the
65 nm technology node, does not exist in interconnects below
the 65 nm node, where line sections of the polycrystalline grain
structure dominate.
The improvement of the EM behavior for the 22 nm technology
node and beyond faces a new challenge, because this EM-induced
mass transport increasingly depends on the copper microstructure
and the interface properties related to the fabrication conditions
[2]. Improving the overall interconnect reliability can only be
achieved with a combination of different techniques, such as cop-
per alloying, thicker liner, large via size, embedded via, and
strengthening of the copper/dielectric interface.
Modern Technology Computer-Aided Design (TCAD) tools, in
order to meet the challenges of contemporary interconnects, must
cover two major areas: physically based continuum-level modeling
and first-principle/atomistic-level modeling. A multilevel model-
ing and simulation approach is presented in order to investigate
the impact of fast diffusivity paths on EM reliability.ll rights reserved.
atory for Reliability Issues in
ien, Gußhausstraße 27–29/
; fax: +43 1 58801 36099.2. Fast diffusivity paths
2.1. Grain boundaries
Since atoms are more loosely bound at grain boundaries than in
the lattice, atoms migrate along grain boundaries more easily than
through the lattice. Therefore, the EM failure rate should depend
on the grain size of the metallic thin film. Such a dependence is
well documented for aluminum interconnects, however, the
dependence is found to be less pronounced in copper intercon-
nects. The reason is probably that EM along interfaces is dominant
in copper interconnects. However, the difference in EM perfor-
mance between interconnect lines with large and small grains
can clearly be seen. Electroplated copper in dual-damascene struc-
tures has significantly larger grains than CVD copper lines resulting
in a longer EM life time [3].2.2. The etch stop/copper interface
The interface between copper and the capping layer is known to
be the dominant diffusion pathway in dual-damascene intercon-
nects [4]. The properties of this particular interface play therefore
a key role for EM. SiN- and SiC-based films are widely used as cap-
ping materials for copper interconnects. It has been shown in sev-
eral studies [5] that the EM life time depends on the adhesion
behavior, i.e. the sticking coefficient between the capping layer
and the copper surface. Good adhesion and hence large EM life
times are enabled by a tightly bonded interface which suppresses
the migration along this pathway. Recently, numerous experi-
ments have shown that the best results are obtained, when an
adherent metallic layer, such as electroless CoWP, is applied to
the surface before deposition of the interlevel dielectric. In such
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interfacial diffusion.
3. Continuum-level modeling
Several driving forces are responsible for the vacancy transport
in a conductor line under EM. The combination of these driving
forces leads to the total vacancy flux given by [6]
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where Dv is the vacancy diffusion coefficient of the dominant trans-
port path, Cv is the vacancy concentration, Z⁄e is the effective
charge, f is the vacancy relaxation ratio, X is the atomic volume,
r is the hydrostatic stress, kB is Boltzmann’s constant, T is the tem-
perature, and u is the electric potential. A closer look at Eq. (1) re-
veals that the three major driving forces which induce the dynamics
of vacancies are: the electromigration which is proportional to ru,
the concentration gradient rCv, and the mechanical stress gradient
rr.
Vacancies accumulate or vanish in sites of flux divergence, and
this dynamics is described by the vacancy balance equation
@Cv
@t
¼ r  J!v þ GðCvÞ; ð2Þ
where G(Cv) is the source function which models vacancy genera-
tion and annihilation processes.
4. Modeling of grain boundaries
The grain boundary is treated as a separate medium with the
capability of absorbing and releasing vacancies. Vacancies are
trapped from both neighboring grains with a trapping rate xT
and released to these grains with a release rate xR.
The vacancy concentration from both sides of the grain bound-
ary is denoted as C1v and C
2
v . Correspondingly, the fluxes are calcu-
lated as


















The vacancies are captured at the grain boundary and converted
into immobile vacancies Cimv
 

















where d is the grain boundary thickness. By combining Eqs. (3)–(5)























a = 1 and a = 2 indicate the left and the right side of the grain
boundary, respectively. J
!
v;a is the vacancy transport driven by










The capacity of the grain boundary to accept trapped vacancies is







; rnn ¼ ~n  r ~n; ð8Þwhere we assume a unique equilibrium vacancy concentration C0v in
stress free copper, in the grain’s bulk, and in the grain boundaries.~n
is the normal vector to the grain surface and r is the stress tensor.
The full description of the atomic mechanisms of vacancy gen-
eration and annihilation (e.g. determination of parameters xT and
xR) in grain boundaries goes beyond the capability of continuum-
level modeling and can only be obtained by molecular dynamics
methods.
5. Atomistic-level modeling
The description of grain boundaries in the framework of contin-
uum-level modeling is ultimately incomplete too, because the
crucial parameter to determine the EM behavior, the effective va-
lence, can be reliably obtained experimentally only for the bulk
of metals. Extending experimental methods for grain boundaries
and interfaces demands additional, often questionable assump-
tions [8].
In general, the effective valence is a tensor field ðZÞ, defined as a
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Using the Born–Oppenheimer approximation, the force, Fð R!Þ, ex-
erted by the electron gas on an atom situated at R
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gð~kÞhw~kð~rÞj  r R!
Vð~r  R!Þjw~kð~rÞi; ð10Þ
where V is the interaction potential between an electron and the
migrating atom, wkð~rÞ are the scattering states for electrons in the
absence of an external electric field, and gð~kÞ is the shifted electron
distribution which has the form
gð~kÞ ¼ esð~kÞ~vð~kÞ  E! @f0
@E~k
: ð11Þ
Here f0 is the equilibrium electron distribution, sð~kÞ is the relaxation
time due to scattering by phonons, and vð~kÞ is the electron group
velocity. In the low temperature limit
@f0
@E~k
¼ dðEF  E~kÞ ð12Þ
and (10) is then re-written in the form
F
!ð R!Þ ¼ eX
4p3
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X is the volume of a unit cell. The first integration is over the
k-space and the second over the volume of the crystal. By taking
into account (9) and
qð~k;~rÞ ¼ jwkð~rÞj
2 ð14Þ













; i; j ¼ x; y: ð15Þ
For the calculation of the electron density the DFT tool VASP [12]
was used. The electron density alone provides a qualitative explana-
tion for the fact that the effective valence is higher in the bulk than
in the grain boundaries. Similar analyses can be performed for





















Fig. 2. Average distribution of the effective valence in x-direction near a grain
boundary. The external electric field is oriented parallel to the grain boundary.
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electron densities lead to higher effective valences, as can be seen
from (15).
The electric potential calculated with DFT is also applied for a
simple jellium model. Here, the grain boundary is represented as
a repulsive potential barrier for current carrying electrons. In this
case the evaluation of integral (15) is not necessary, since only a
simple one-dimensional barrier problem must be dealt with, e.g.
the precisely calculated DFT repulsive potential is approximated
with a rectangular barrier potential. To estimate the value of the
effective valence, both, inside the grain boundary and in the copper
bulk, an external electric field parallel to the grain boundary must
be applied, obtaining the two-dimensional potential. Current car-
rying electrons are now described with the two-dimensional
Schrödinger equation.
The electron density qð~rÞ is easily calculated by integrating over




f ðE  EFÞDOSðEÞjwðx; y; EÞj2dE ð16Þ
Now, the electron wind force is given by a simpler expression [13]
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which is subsequently used in order to calculate the effective
valence.
The electric potential inside the bulk and the grain boundary is
calculated by means of DFT (cf. Fig. 1). Additionally the Fermi en-
ergy has been determined. The one-dimensional distribution of
the effective valence is shown in Fig. 2. According to our calcula-
tion the effective valence inside the grain boundary is found to
be 75% lower than in the bulk for a Fermi energy of 4.3 eV, a value
which is in good agreement with the calculation of Sorbello [14].
In Fig. 3 we show characteristic curves of the EM related va-
cancy concentration build-up for an extended simulation time.
Here a parametrized continuum-level EM model is used [6]. All
three curves are obtained for the same layout and operating condi-
tions, but they differ because of a different copper microstructure.6. Fast diffusivity paths and void evolution
When a sufficiently high stress level is reached at some interfa-
cial spot, where a flaw can be assumed, the failure development
enters the next phase and a different modeling ansatz must be



















Fig. 1. Electric potential energy in the vicinity of the grain boundary and inside the
grain boundary obtained by the density functional theory.dynamic forces: the chemical potential gradient and the electron
wind.
The development of fatal voids, i.e. voids which lead to a signif-
icant resistance increase, or even completely sever the line, is the
ultimate cause for the EM induced interconnect failure [15]. There-
fore, the understanding and prediction of EM failure behavior can
only be achieved through a detailed study of the void evolution
mechanisms.
Including both contributions, EM and chemical potential-driven
surface diffusion, gives the total surface vacancy flux~Js ¼ Js~t, where
~t is the unit vector tangential to the void surface [16]










s ¼ Es~t is the local component of the electric field tangential to
the void surface,rs is the surface gradient operator, 1=2ðr : eÞ is the
strain energy density of the material adjacent to the void surface,
and j is the curvature of the void surface. The surface diffusivity








ds is the thickness of the diffusion layer, Qs is the activation energy































Fig. 3. Variation of the peak vacancy concentration with time for three different
microstructures.
Fig. 5. Peak hydrostatic tensile stress distribution (light areas) caused by EM.
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ary problems, where the moving boundary is implicitly repre-
sented by the level set of a given function. The time evolution of
the level set is governed by a Hamilton–Jacobi equation. A velocity
field, which accounts for the physical effects acting on the moving
boundary, dictates the evolution of the level set. Several algorithms
and strategies to implement the Level-Set method have been pro-
posed [17].
For the case of the void surface evolving under the influence of
EM and the gradient of the surface energy the Hamilton–Jacobi
equation for a level set / is
@/
@t
 Dsrs  eZ E
!





The diffusion coefficient Ds has to be set according to the region,
where the void surface lays. This region can be bulk, grain bound-
ary, or the interface to capping or barrier layers. The role of the sur-
face diffusivity variation is a potential cause for a huge diversity of
void shapes which have been observed in experiments.
The site of void nucleation and the morphology of the evolving
void accurately reproduce experimental observations. The simula-
tion is started by assuming a grain boundary network (c.f. Fig. 4) in
the studied dual-damascene interconnect.
The vacancy release rate xR and the vacancy trapping rate xT
are chosen in such a way that during simulation the conditions
2xR
xT C1v þ C
2
v
  1 ð21Þ
and
1 s < s ¼ d
xT C1v þ C
2
v
  < 2 s ð22Þ
are fulfilled. With these conditions the model for immobile vacan-
cies (3)–(8) behaves analogously to a classical Rosenberg–Ohring
term [18], which was already successfully applied in [19], where
s = 1 s and s = 2 s is used.
All parameters for our simulation are set according to experi-
ments published in [20]. The line width is 0.18 lm, the applied cur-Fig. 4. Dual-damascene structure used for simulation.rent density is 1.5 MA/cm2, and the temperature is 300 C. Barrier
and capping layer are Ta/TaN and SiCN, respectively. SiOC is used
as interlayer dielectricum. The continuum Eqs. (6) are solved, until
a stress threshold (rth) for void nucleation is reached at some triple
point (c.f. Fig. 5). At this triple point an initial, small spherical void
is set and the Hamilton–Jacobi Eq. (20) is solved.
For stresses r < rth an energy barrier exists between the void
embryo and a stable-growing void. If the stress is above the thresh-
old value (r > rth), the free energy monotonically decreases with
the void volume, and the energy barrier vanishes. If we now
assume an adhesion free patch with a radius of 10 nm (about 20
atoms), we obtain rth  344 MPa [6].
After the void is nucleated at the triple point (c.f. Fig. 6), which
is a natural free adhesion patch, it moves in the direction of the
electric current. The void encounters the second grain boundaryFig. 6. Initial void placed at the nucleation site.
Fig. 7. The void moves and encounters the second grain boundary.
Fig. 9. FIB cross-section of interconnect after an EM test [20] (courtesy of Dr. Lucile
Arnauld).
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mains attached to the copper/capping layer interface which is also
a fast diffusivity path. The strength of adhesion between copper
and SiCN determines the speed of the void evolution. By choosing
other capping materials and corresponding technology processes
which increase adhesion, the speed of the void is reduced and
the interconnect life time is increased.
It can be clearly seen in Fig. 8 that the presence of a grain
boundary induces a void surface movement toward the inner part
of the interconnect. Here the grain boundary acts as fast diffusivity
path. This result is consistent with numerous experimental
observations and explains the fact that bamboo microstructures
are prone to failures caused by slit-like voids [21–23].
The experimental result presented in Fig. 9 clearly shows that
the applied models together with the assumed microstructure
reproduce the experimentally observed void dynamics.Fig. 8. The shape change is enhanced as the void drifts toward the via.7. Statistical simulations
For a given interconnect layout and monocrystalline
material, simulation will provide a unique time-to-failure. All im-
pact factors, e.g. geometry of the layout, bulk diffusivity, interface
diffusivity, and mechanical properties, are deterministic and so the
time-to-failure is deterministic. However, the situation changes,
when the interconnect possesses a microstructure. The microstruc-
ture has a significant impact on EM, since it introduces a diversity
of possible fast EM paths and local mechanical properties (the
Young modulus and Poisson factor depend on the crystal orienta-
tion in each grain).
We investigated the origin of the statistical distribution of EM
times to failure as a function of the distribution of copper grain
sizes. The effect of lognormal grain size distributions on the distri-
bution of EM life times of fully three-dimensional copper dual
damascene interconnect structures has been studied based on
numerical simulations. We have applied a continuum-level mul-
ti-physics EM model which incorporates the effects of grain bound-
aries for stress build-up.
In order to include the grain distribution into the numerical
simulations, a tool for microstructure generation has been devel-
oped. Given a specific interconnect structure and providing the tool
with a median grain size and corresponding standard deviation, itFig. 10. Electromigration model calibration using a multitude of microstructural
inputs.
Fig. 11. Dual-damscene interconnect structure.
Fig. 13. Hydrostatic stress distribution in a simulated interconnect (in MPa). The
peak value is located at grain boundaries, where vacancies are trapped.
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this distribution, the interconnect line is cut along its length by
the planes which form the grain boundaries. Furthermore, the an-
gles between the grain boundaries planes and the line surface fol-
low a normal distribution with a median value of 90. The
corresponding standard deviation can also be specified.
In Fig. 10 we present the schema of the simulation procedure.
Three standard deviations for the distribution of grain sizes are
considered, namely 0.1, 0.3, and 0.6. For each of them 20 dual-
damascene interconnect structures were created with the micro-
structure generation tool. As the interconnect line is assumed to
present a bamboo structure, the median grain size is equal to the
line width, 0.10 lm. The barrier, capping, and interlayer dielectric
layers are Ta, SiN, and SiO2, respectively. The corresponding inter-
connect structure is sketched in Fig. 11.
Fig. 12 shows the hydrostatic tensile stress development for the
structures with grain size standard deviation of 0.3. The stress peak
value follows the peak of the trapped vacancy concentration and is
located at the intersection of grain boundaries with the capping
layer, as shown by Fig. 13.
Collecting the times to failure from Fig. 12 and calculating the
cumulative failure percentages results in the distributions of EM
life times shown in Fig. 14. The life times are fitted by lognormal
distributions. The obtained standard deviations are 0.0065,
0.0080, and 0.0085 for the grain size distributions with standard
deviations of 0.1, 0.3, and 0.6, respectively. The standard deviations
for the EM life times are very small compared to those frequently






















Fig. 12. Peak of hydrostatic stress development for the set with grain size standard
deviation of 0.3.behavior. First, for convenience, we have used a small value of
stress threshold as failure criterion to determine the interconnect
life time. As can be seen from Fig. 12, the variation of the life times
can be more pronounced for higher stress thresholds. Second, the
simulation parameters and material properties are independent
of the grain distribution. This means that the mechanical proper-
ties and diffusivities, are equal and constant for all grains in an
interconnect line, for all simulated structures. This is clearly not
the case in reality, as it is well known that the material properties
vary according to the grain orientation. It is expected that the
atomic diffusion along the copper/capping layer interface changes
from grain to grain, inducing a flux divergence at the correspond-
ing grain boundary. Moreover, the diffusivities are different from
line to line as the grain distribution varies. Therefore, given the
simplifications we have made, the small standard deviations ob-
tained from our simulations should be expected.
Nevertheless, our results show that the grain distribution still
affects the EM life time distribution. When the grain size distribu-
tion exhibits a smaller standard deviation, the corresponding inter-
connect lines have a more uniform distribution of the grains. As a
consequence, the stress build-up has smaller variations yielding a
smaller standard deviation of the EM life times. On the other hand,
increasing the grain size standard deviation, the lines exhibit sig-
nificant differences in the grain structures, which leads to in-
creased variations for the stress development. Thus, a larger
standard deviation of EM life times is expected. This behavior is
presented in Fig. 15 which shows that the increase of the standard
deviation of the distribution of grains sizes increases the standard
deviation of the EM life time distribution.Fig. 14. Electromigration life time distributions.
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Fig. 15. Electromigration life time standard deviation for different standard
deviations of grain size.
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The importance of fast diffusivity paths for modern intercon-
nect technologies is increasing. Crucial parameters, such as the
effective valence in the fast diffusivity paths, are either not obtain-
able from experimental results or their determination is very unre-
liable. The quantum mechanical theory of EM offers a spectrum of
methods for the calculation of the effective valence and some of
them are presented in this work. Exact values of the effective va-
lence are used for parametrization of continuum-level models
which enable the simulation of EM behavior for long times. Void
evolution including the influence of the fast diffusivity paths is
simulated using a three-dimensional Level-Set method. The simu-
lation results are successfully verified through comparison with
experimental observations. Additionally, the impact of the micro-
structure statistics on EM failure time is analyzed.
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